

EE 330

Lecture 43


Digital Circuits

- Elmore Delay
- Power Dissipation

Fall 2023 Exam Schedule


| | | |
|---------------|-----------------------|--------------------------|
| Exam 1 | Friday Sept 22 | |
| Exam 2 | Friday Oct 20 | |
| Exam 3 | Friday Nov. 17 | |
| Final | Monday Dec 11 | 12:00 – 2:00 p.m. |

Summary: Propagation Delay in Multiple-Levels of Logic with Stage Loading




| | Equal Rise/Fall | Equal Rise/Fall (with OD) | Minimum Sized | Asymmetric OD (OD _{HL} , OD _{LH}) |
|--------------------|---------------------------|--|--|--|
| C_{IN}/C_{REF} | | | | |
| Inverter | 1 | OD | 1/2 | $\frac{OD_{HL} + 3 \cdot OD_{LH}}{4}$ |
| NOR | $\frac{3k+1}{4}$ | $\frac{3k+1}{4} \cdot OD$ | 1/2 | $\frac{OD_{HL} + 3k \cdot OD_{LH}}{4}$ |
| NAND | $\frac{3+k}{4}$ | $\frac{3+k}{4} \cdot OD$ | 1/2 | $\frac{k \cdot OD_{HL} + 3 \cdot OD_{LH}}{4}$ |
| Overdrive | | | | |
| Inverter | | | | |
| HL | 1 | OD | 1 | OD _{HL} |
| LH | 1 | OD | 1/3 | OD _{LH} |
| NOR | | | | |
| HL | 1 | OD | 1 | OD _{HL} |
| LH | 1 | OD | 1/(3k) | OD _{LH} |
| NAND | | | | |
| HL | 1 | OD | 1/k | OD _{HL} |
| LH | 1 | OD | 1/3 | OD _{LH} |
| t_{PROP}/t_{REF} | $\sum_{k=1}^n F_{l(k+1)}$ | $\sum_{k=1}^n \frac{F_{l(k+1)}}{OD_k}$ | $\frac{1}{2} \sum_{k=1}^n F_{l(k+1)} \left(\frac{1}{OD_{HLk}} + \frac{1}{OD_{LHk}} \right)$ | $\frac{1}{2} \sum_{k=1}^n F_{l(k+1)} \left(\frac{1}{OD_{HLk}} + \frac{1}{OD_{LHk}} \right)^5$ |

Optimal Driving of Capacitive Loads



Order reduction strategy : Assume overdrive of stages increases by the same factor clear until the load



This becomes a 2-parameter optimization (minimization) problem !


Unknown parameters: $\{\theta, n\}$

One constraint : $\theta^n C_{\text{REF}} = C_L$



One degree of freedom

Optimal Driving of Capacitive Loads



$$\theta_{OPT} = e$$


$$n_{OPT} = \ln\left(\frac{C_L}{C_{REF}}\right) = \ln(FI_L)$$

$$t_{PROP} = t_{REF} \frac{\theta}{\ln(\theta)} \left[\ln \frac{C_L}{C_{REF}} \right]$$

$$t_{PROP} = t_{REF} e \left[\ln \frac{C_L}{C_{REF}} \right] = n\theta t_{REF}$$


Optimal Driving of Capacitive Loads

A practical solution



- minimum at $\theta=e$ but shallow inflection point for $2<\theta<3$
- practically pick $\theta=2$, $\theta=2.5$, or $\theta=3$
- since optimization may provide non-integer for n , must pick close integer

Optimal Driving of Capacitive Loads



Example: Design a pad driver for driving a load capacitance of 10pF with equal rise/fall times, determine t_{PROP} for the pad driver, and compare this with the propagation delay for driving the pad with a minimum-sized reference inverter.


In 0.5u proc $t_{REF}=20ps$,
 $C_{REF}=4fF, R_{PDREF}=2.5K$

For $\theta = 2.5$, $n=8$ $W_{REF}=W_{MIN}$
 $W_{nk}=2.5^{k-1} \cdot W_{REF}$, $W_{pk} = 3 \cdot 2.5^{k-1} \cdot W_{REF}$

$L_n=L_p=L_{MIN}$

| k | n-channel | p-channel |
|---|-----------------|------------------|
| 1 | 1 W_{MIN} | 3 W_{MIN} |
| 2 | 2.5 W_{MIN} | 7.5 W_{MIN} |
| 3 | 6.25 W_{MIN} | 18.75 W_{MIN} |
| 4 | 15.6 W_{MIN} | 46.9 W_{MIN} |
| 5 | 39.1 W_{MIN} | 117.2 W_{MIN} |
| 6 | 97.7 W_{MIN} | 293.0 W_{MIN} |
| 7 | 244.1 W_{MIN} | 732.4 W_{MIN} |
| 8 | 610.4 W_{MIN} | 1831.1 W_{MIN} |

Note devices in last stage are very large !






Propagation Delay in “Logic Effort” approach


$$t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^n f_k = t_{\text{REF}} \sum_{k=1}^n g_k h_k = t_{\text{REF}} \sum_{k=1}^n \frac{F_{l(k+1)}}{\text{OD}_k}$$

- **Note this expression is identical to what we have derived previously**
(t_{REF} scaling factor not included in W_H text)
- **Probably more tedious to use the “Logical Effort” approach**
- **Extensions to asymmetric overdrive factors may not be trivial**
- **Extensions to include parasitics may be tedious as well**
- **Logical Effort is widely used throughout the industry**

Will the circuit operate even faster if we increase the number of stages beyond n_{opt} ?



Fundamental Limit on Size of Load that Can be Driven at given Clock Rate



Can $C_L=10\text{pF}$ be clocked at 100 MHz with a reference inverter?

Assume $C_{REF}=4\text{fF}$,

$t_{REF}=20\text{ps}$


$f_{IN-MAX}=1/t_{PROP}$

$$t_{PROP} = t_{REF} \cdot FI_{LOAD} = 20\text{p sec} \cdot \frac{10\text{pF}}{4\text{fF}} = 20\text{p sec} \cdot 2500 = 50\text{n sec}$$

$$f_{IN-MAX} = \frac{1}{50\text{n sec}} = 20\text{MHz}$$

No ! $f_{IN-MAX} < 100\text{MHz}$

Fundamental Limit on Size of Load that Can be Driven at given Clock Rate



Can $C_L=10\text{pF}$ be clocked at 100 MHz if a pad driver is used?

Assume $C_{\text{REF}}=4\text{fF}$,

$t_{\text{REF}}=20\text{ps}$

$f_{\text{IN-MAX}}=1/t_{\text{PROP}}$

$$F_{\text{LOAD}} = \frac{10\text{pF}}{4\text{fF}} = 2500$$


$$n_{\text{OPT}} = \ln\left(\frac{C_L}{C_{\text{REF}}}\right) = \ln(F_{\text{LOAD}}) = 7.8 \approx 8$$

$$t_{\text{PROP}} = n\theta t_{\text{REF}} = 8 \cdot e \cdot t_{\text{REF}} = 434 \text{ psec}$$

$$f_{\text{IN-MAX}} = \frac{1}{n\theta t_{\text{REF}}} = \frac{1}{434 \text{ psec}} = 2.30 \text{ GHz}$$

Yes !

Fundamental Limit on Size of Load that Can be Driven at given Clock Rate



Can $C_L=100\text{pF}$ be clocked at 500 MHz if a pad driver is used?

Assume $C_{\text{REF}}=4\text{fF}$, $t_{\text{REF}}=20\text{ps}$ $f_{\text{IN-MAX}}=1/t_{\text{PROP}}$ $FI_{\text{LOAD}} = \frac{100\text{pF}}{4\text{fF}} = 25,000$

$$n_{\text{OPT}} = \ln\left(\frac{C_L}{C_{\text{REF}}}\right) = \ln(FI_L) = 10.1 \approx 10$$

$$t_{\text{PROP}} = n\theta t_{\text{REF}} = 10 \cdot e \cdot t_{\text{REF}} = 542 \text{ psec}$$

$$f_{\text{IN-MAX}} = \frac{1}{n\theta t_{\text{REF}}} = \frac{1}{542 \text{ psec}} = 1.85 \text{ GHz}$$

Yes !


Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
- Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
- Sizing of Gates
 - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
 - Other Logic Styles
 - Array Logic
 - Ring Oscillators

→ **done**

→ **partial**




Elmore Delay Calculations




- **Interconnects have a distributed resistance and a distributed capacitance**
 - Often modeled as resistance/unit length and capacitance per unit length
- **These delay the propagation of the signal**
- **Effectively a transmission line**
 - analysis is really complicated
- **Can have much more complicated geometries**

Elmore Delay Calculations





Can have much more complicated geometries









Elmore Delay Calculations




For $x_1 < x_2 < x_3$






Elmore Delay Calculations



A lumped element model of transmission line (with “T” elements)




Even this lumped model is 4-th order and a closed-form solution is very tedious !


Can use “L” or other lumped segments as well (with small number some perform better than others)

Need a quick (and reasonably good) approximation to the delay of a delay line !!


Did anyone actually analyze a circuit like this in EE 201?




Elmore Delay Calculations



T-Model




L-Model




n-segment interconnect

$$R_x = \frac{R_{\square} \frac{L}{W}}{2n}$$
$$C_x = \frac{C_{Density} WL}{n}$$

$$R_y = \frac{R_{\square} \frac{L}{W}}{n}$$
$$C_x = \frac{C_{Density} WL}{n}$$



Elmore Delay Calculations



Elmore delay:

$$t_{ED} = \sum_{i=1}^n \left(C_i \sum_{j=1}^i R_j \right)$$

- **It can be shown that this is a reasonably good approximation to the actual delay**
 - provided sufficient number of stages are used
 - number does not need to be very large
- **Numbering is critical** (resistors and capacitors numbered from input to output)
- **As stated, only applies to this specific structure**
- **HL and LH Elmore Delays are the same**
- **Since $t_{EHL} = t_{ELH}$, $t_{PROP} = 2 t_{ED}$**

Elmore Delay Calculations


Elmore delay: $t_{PD} = \sum_{i=1}^n \left(C_i \sum_{j=1}^i R_j \right)$

- Note error in text on Page 161 of first edition of WH

$$~~t_{pd} = \sum_i R_{n-i} C_i = \sum_{i=1}^N C_i \sum_{j=i}^i R_j~~$$

- Not detailed definition on Page 150 of second edition of WH

Elmore Delay Calculations




$$t_{PD} = \sum_{i=1}^n \left(C_i \sum_{j=1}^i R_j \right)$$

From Wikipedia (Dec 8 2021):


Elmore delay^[1] is a simple approximation to the delay through an RC network in an electronic system. It is often used in applications such as logic synthesis, delay calculation, static timing analysis, placement and routing, since it is simple to compute (especially in tree structured networks, which are the vast majority of signal nets within ICs) and is reasonably accurate. Even where it is not accurate, it is usually faithful, in the sense that reducing the Elmore delay will almost always reduce the true delay, so it is still useful in optimization.

[1] W.C. Elmore. *The Transient Analysis of Damped Linear Networks with Particular Regard to Wideband Amplifiers*. J. Applied Physics, vol. 19(1), 1948. 23

Elmore Delay Calculations



Example:







Elmore delay:

$$t_{ED} = \sum_{i=1}^4 \left(C_i \sum_{j=1}^i R_j \right)$$

$$t_{ED} = \sum_{i=1}^4 (t_i)$$

where $t_i = C_i \sum_{j=1}^i R_j \quad j = 1, 2, 3, 4$



What is really happening?


- Creating 4 first-order circuits
- Delay to V_1 , V_2 , V_3 and V_4 calculated separately by considering capacitors one at a time and assuming others are 0

Elmore Delay Calculations

Extensions:




Lumped Network Model:




Elmore Delay Calculations

Extensions:

1. Create a lumped element model




2. Identify the path from input to output



Elmore Delay Calculations

Extensions:

3. Renumber elements along path from input to output and neglect off-path elements



4. Use Elmore Delay equation for elements on this RC network

$$t_{ED} = \sum_{i=1}^4 \left(C_i \sum_{j=1}^i R_j \right)$$


Elmore Delay Calculations



How is a resistive load handled?

Elmore Delay Calculations


Example with resistive load:




Elmore delay:

$$t_{ED} = \sum_{i=1}^4 \left(C_i \sum_{j=1}^i R_j \right)$$


where




$$t_{ED} = \sum_{i=1}^4 (t_i)$$



$$t_i = C_i \sum_{j=1}^i R_j \quad j = 1, 2, 3$$




$$t_4 = C_4 \left(\left[\sum_{j=1}^4 R_j \right] // R_5 \right)$$



Elmore Delay Calculations

With resistive load:




Simple Elmore delay:

$$t_{ED} = \sum_{i=1}^{n-1} \left(C_i \sum_{j=1}^i R_j \right) + C_n \left(\left(\sum_{j=1}^n R_j \right) / / R_L \right)$$

Actually, R_L affects all of the delays and a modestly better but modestly more complicated delay model is often used


Elmore Delay Calculations



How are the number of stages chosen?

- For hand analysis, keep number of stages small (maybe 3 or 4 for simple delay line) if possible)
- If “faithfulness” is important, should keep the number of stages per unit length constant


Elmore Delay Calculations



?

Elmore Delay Calculations

Determine propagation delay



$$R = \frac{1}{6} R_{\square} \frac{L}{W}$$

$$C = \frac{1}{3} C_D$$

$$t_1 = R(C + C_{REF})$$

$$t_2 = 3RC$$

$$t_3 = 5R \left(C + \frac{1}{2} C_{REF} \right)$$

$$t_4 = \left[\frac{6R}{R_L} \parallel R_L \right] \frac{25}{4} C_{REF}$$


$$t_{PROP5} = t_{REF} \frac{20}{5}$$

$$t_{PROP} = 2 \sum_{i=1}^4 t_i + t_{PROP5}$$

Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
- Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
- Sizing of Gates
 - The Reference Inverter



- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
 - Other Logic Styles
 - Array Logic
 - Ring Oscillators



→ **done**

→ **partial**

Power Dissipation in Logic Circuits




Assume current periodic with period T_{CL}

$$P_{AVG,T} = \frac{1}{T_{CL}} \int_{t_1}^{t_1+T_{CL}} V_{DD} I_{DD}(t) dt$$



Power Dissipation in Logic Circuits

Types of Power Dissipation



- **Static**
- **Pipe**
- **Dynamic**
- **Leakage**
 - **Gate**
 - **Diffusion**
 - **Drain**

Static Power Dissipation





If Boolean output averages H and L 50% of the time

$$P_{STAT,AVG} = \frac{P_H + P_L}{2}$$

$$P_{STAT,AVG} = \frac{V_{DD}(I_{DDH} + I_{DDL})}{2}$$


- Generally decreases with V_{DD}
- $I_{DDH} = I_{DDL} = 0$ for static CMOS gates so $P_{STAT} = 0$
- A major source of power dissipation in ratio logic circuits and the major reason CMOS is so widely used

Pipe Power Dissipation




Due to conduction of both PUN and PDN during transitions

- **Can be made small if transitions are fast**
- **Usually negligible in Static CMOS circuits**




Dynamic Power Dissipation



Due to charging and discharging C_L on logic transitions

C_L dissipates no power but PUN and PDN dissipate power during charge and discharge of C_L

C_L includes all gate input capacitances of loads and interconnect capacitances



Dynamic Power Dissipation

Energy supplied by V_{DD} when C_L charges

Assume a HL input transition starts at $t = t_1$

$$E = \int_{t_1}^{\infty} V_{DD} I_{DD}(t) dt$$

$$I_{DD} = C_L \frac{dV_C}{dt}$$


$$E = \int_{t_1}^{\infty} V_{DD} C_L \frac{dV_C}{dt} dt$$


change variable $u = V_C(t)$

$$E = \int_{V_C=0}^{V_{DD}} V_{DD} C_L dV_C = V_{DD} C_L \int_{V_C=0}^{V_{DD}} dV_C = V_{DD} C_L V_C \Big|_{V_C=0}^{V_{DD}} = V_{DD}^2 C_L$$

Energy stored in C_L after C_L is charged to V_{DD} :

$$E = \frac{1}{2} C_L V_{DD}^2$$





Dynamic Power Dissipation


Energy supplied by V_{DD} and dissipated in R_{PU} when C_L charges

$$E_{DIS} = \frac{1}{2} C_L V_{DD}^2$$

Energy stored on C_L after L-H transition

$$E_{STORE} = \frac{1}{2} C_L V_{DD}^2$$

$$E = E_{DIS} + E_{STORE} = C_L V_{DD}^2$$




When the output transitions from H to L, energy stored on C_L is dissipated in PDN

Thus, energy from V_{DD} for one L-H: H-L output transition sequence is

$$E = C_L V_{DD}^2$$

If f is the average transition rate of the output, determine P_{AVG}



Dynamic Power Dissipation


Energy from V_{DD} for one L-H: H-L output transition sequence is

$$E = C_L V_{DD}^2$$

If f is the average transition rate of the output, determine P_{AVG}

$$P_{AVG} = \frac{E}{T} = Ef$$

$$P_{DYN} = f C_L V_{DD}^2$$




If a gate has a transition duty cycle of 50% with a clock frequency of f_{CL}

$$P_{DYN} = \frac{f_{CL}}{2} C_L V_{DD}^2$$

Note dependent on the square of V_{DD} ! Want to make V_{DD} small !!!


Major source of power dissipation in many static CMOS circuits for $L_{min} > 0.1\mu$



Dynamic Power Dissipation

Energy dissipated with clock signal itself

$$P_{DYN} = f_{CL} C_L V_{DD}^2$$





The clock transitions on every clock cycle (i.e. it has a transition duty cycle of 100%)

Clock distribution can cause significant power dissipation


But if a gate has a transition duty cycle of 50% with a clock frequency of f_{CL}

$$P_{DYN} = \frac{f_{CL}}{2} C_L V_{DD}^2$$

Power Dissipation




- All power is dissipated in pull-up and pull-down devices
- C_L dissipates no power but PUN and PDN dissipate power when charging and discharging C_L
- Dynamic power dissipation reduced by more (often much more) than a factor of 2 if minimum sizing strategy is used
- NAND logic more attractive than NOR logic when multiple inputs required



Leakage Power Dissipation

- Gate

- with very thin gate oxides, some gate leakage current flows
- major concern in 60nm and smaller processes
- actually a type of static power dissipation




-Diffusion


- Leakage across a reverse-biased pn junction
- Dependent upon total diffusion area
- May actually be dominant power loss on longer-channel devices
- Actually a type of static power dissipation

-Drain


- channel current due to small $V_{\text{GS}} - V_{\text{T}}$
- of significant concern only with low V_{DD} processes
- actually a type of static power dissipation



Example: Determine the dynamic power dissipation in the last stage of a 6-stage CMOS pad driver if used to drive a 10pF capacitive load if the system clock is 500MHz and the output changes with 50% of the clock transitions. Assume pad driver with OD of $\theta=2.5$ and $V_{DD}=3.5V$




In 0.5u proc $t_{REF}=20ps$,
 $C_{REF}=4fF, R_{PDREF}=2.5K$




Solution: (assume output changes with 50% of clock transitions)

$$P_{DYN} = \frac{f_{CL}}{2} C_L V_{DD}^2 = \frac{5E8}{2} \cdot 10pF \cdot 3.5^2 = 30.5 \text{ mW}$$

Note this solution is independent of the OD and the process



Example: Determine the power that would be required in the last stage of a CMOS pad driver to drive a 32-bit data bus off-chip if the capacitive load on each line is 10pF. Assume the clock speed is 500MHz and that each bit has an average 50% toggle rate. Assume a pad driver with OD of $\theta=2.5$ and $V_{DD}=3.5V$



In 0.5u proc $t_{REF}=20ps$,
 $C_{REF}=4fF, R_{PDREF}=2.5K$


Solution:

$$P_{DYN} = 32 \cdot \frac{f_{CL}}{2} C_L V_{DD}^2 = 32 \cdot \frac{5E8}{2} \cdot 10pF \cdot 3.5^2 = 980mW$$

Note: A very large amount of power is required to take a large bus off-chip if bus has a high rate of activity.

Example: Will the CMOS pad driver actually be able to drive the 10pF load with a system clock of 500MHz as in the previous example in the 0.5u process?

In 0.5u proc $t_{REF}=20ps$,
 $C_{REF}=4fF, R_{PDREF}=2.5K$



Solution – since outputs are data dependent, output must be able to operate 500Mz:

$$t_{CLK} = \frac{1}{500MHz} = 2nsec$$


$$F_{load} = \frac{10pF}{4fF} = 2500 \quad OD_6 = \theta^5 = 98$$

$$t_{PROP} = 5\theta \cdot t_{REF} + \frac{F_{load}}{OD_6} t_{REF} \quad \frac{F_{load}}{OD_6} = \frac{2500}{98} \approx 25$$

$$t_{prop} = 5 \cdot 2.5 \cdot 20psec + 25 \cdot 20psec = (12.5 + 25) 20psec = 0.75nsec$$

since $t_{CLK} > t_{PROP}$, this pad driver can drive the 10pF load at 500MHz

Example: Will the CMOS pad driver actually be able to drive the 10pF load with a system clock of 500MHz as in the previous example in the 0.5u process?



In 0.5u proc $t_{REF}=20ps$,
 $C_{REF}=4fF, R_{PDREF}=2.5K$

Solution – since outputs are data dependent, output must be able to operate 500Mz:

$$t_{CLK} = \frac{1}{500MHz} = 2nsec$$

~~500MHz~~ **2GHz** **0.5nsec**

$$F_{load} = \frac{10pF}{4fF} = 2500 \quad OD_6 = \theta^5 = 98$$

$$t_{PROP} = 5 \cdot \theta \cdot t_{REF} + \frac{F_{load}}{OD_6} t_{REF}$$


$$\frac{F_{load}}{OD_6} = \frac{2500}{98} \approx 25$$

$$t_{prop} = 5 \cdot 2.5 \cdot 20psec + 25 \cdot 20psec = (12.5 + 25) 20psec = 0.75nsec$$

since $t_{CLK} > t_{PROP}$, this pad driver can drive the 10pF load at 500MHz

~~$t_{CLK} > t_{PROP}$~~ **$t_{CLK} < t_{PROP}$** **can not** **51 2GHz**

Example: Determine the dynamic power dissipation in the next to the last stage of a 6-stage CMOS pad driver if used to drive a 10pF capacitive load if clocked at 500MHz. Assume pad driver with OD of $\theta=2.5$ and $V_{DD}=3.5V$




Solution:

$$C_{IN} = \theta^5 C_{REF} = 2.5^5 \cdot 4fF = 390fF$$

$$P_{DYN} = f_{CL} C_L V_{DD}^2 = 5E8 \cdot 390fF \cdot 3.5^2 = 2.4mW$$

Example: Is the 6-stage CMOS pad driver adequate to drive the 10pF capacitive load as fast as possible? Assume pad driver with OD of $\theta=2.5$ and $V_{DD}=3.5V$



Solution:

$$n_{OPT} = \ln\left(\frac{C_L}{C_{REF}}\right) = \ln\left(\frac{10pF}{4fF}\right) = 7.8$$

No – an 8-stage pad driver would drive the load much faster (but is not needed if clocked at only 500MHz)



Stay Safe and Stay Healthy !

End of Lecture 43